ADC 6 Especificaciones Pagina 35

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 80
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 34
SCLK
1
8 9
24
Single Register Access
SCS
SDI
Command Field
MSB
LSB
Data Field
t
SSU
t
SH
t
SCS
t
HCS
t
HCS
SDO
read mode)
MSB
LSB
Data Field
t
BSU
High Z High Z
CalRun
POWER
SUPPLY
CAL
t
CAL
t
CAL
Calibration Delay
determined by
CalDly (Pin V4)
t
CalDly
t
CAL_L
t
CAL_H
CLK
Synchronizing Edge
DCLKI+
DCLKQ+
t
HR
DCLK_RST-
t
PWR
t
SR
DCLK_RST+
t
OD
t
SYNC_DLY
ADC12D1800RF
www.ti.com
SNAS518I JULY 2011REVISED JANUARY 2014
Figure 4-7. Data Clock Reset Timing (Demux Mode)
Figure 4-8. Power-on and On-Command Calibration Timing
Figure 4-9. Serial Interface Timing
Copyright © 2011–2014, Texas Instruments Incorporated Specification Definitions 35
Submit Documentation Feedback
Product Folder Links: ADC12D1800RF
Vista de pagina 34
1 2 ... 30 31 32 33 34 35 36 37 38 39 40 ... 79 80

Comentarios a estos manuales

Sin comentarios