
MYXPM6021*
Revision 1.1 - 10/21/14
*Advanced information. Subject to change without notice.
88
MYXPM6021*
Form #: CSI-D-685 Document 011
17 Interrupt Controller
17.1 Overview
TheinterruptcontrolunitmaintainsthestateoftheFirstLevelIRQtreeandisresponsibleforassertinganddeasserting
theMYXPM6021’sIRQtotheapplicationSoC.Itcontainsstatusbitsforinterruptsfromallthesecond-levelsub-blocks.
Ifunmasked,thesecond-levelinterruptswillpropagatetotheappropriaterst-levelinterruptbit,asassignedbelow.Ifthe
rst-levelinterruptisunmasked,itwillpropagatetotheIRQpin,whichwillremainhighaslongasunmaskedinterrupts
havenotbeencleared.
17.2 First Level Interrupt
TheMYXPM6021interruptsignalIRQsignalisconnectedtoaGPIOoftheSoCindicatingMYXPM6021unmaskedevents
tobeinvestigatedbytheSOCwhilereadingtheIRQstatusregistersviaI2C.
TheMYXPM6021interruptschemecontainstwolevels.Therst-levelinterruptregistercontains6IRQbits,andindicates
whichPMICsub-blocktriggeredtheinterrupt.Onebitisdedicatedtoeachoftheinterrupt-causingMYXPM6021sub-
blocks. For all units, the second-level interrupt registers indicate the specic interrupt triggers for each sub-block. A
maskingsystemisprovidedtoenableordisablespecicinterrupthandlers.
Ifanybitsaresetintherst-levelIRQmask,theassertionofaninterruptfromthemaskedsub-block(s)willnotcausean
assertionoftheIRQsignal,norwillitsettherst-levelIRQbit.Bylimitingtherst-levelIRQbitssettoonlythosethatare
unmasked;thisdisambiguatesthedispatchingofinterrupts.
First-LevelIRQbitsmaynotbedirectlycleared;theyareclearedbyclearingallunmaskedsecond-levelIRQbits,andthen
areimplicitlycleared.
Whenallunmaskedrst-levelIRQbitsareimplicitlycleared(allunmaskedsecond-levelinterruptsdirectlycleared),theIRQ
pinisde-asserted.
Comentarios a estos manuales